Gate insulator stack engineering for fully CMOS-compatible reservoir computing

Citations

WEB OF SCIENCE

0
Citations

SCOPUS

0

초록

The need for processing complex and temporal datasets has increased with the rise of artificial intelligence. In this context, reservoir computing, which utilizes the short-term memory of the reservoir to map input data into a high-dimensional space, has gathered significant interest. In this study, for the first time, fully CMOS-compatible reservoir computing is demonstrated through gate insulator stack engineering. Integrated on a single wafer, CMOS circuits, Al2O3/Si3N4 (A/N) devices for both reservoir and leaky integrate-and-fire neuron applications, and Al2O3/Si3N4/SiO2 (A/N/O) devices as synaptic devices are verified. Furthermore, the influence of various bias conditions on reservoir performance is analyzed. The proposed co-integrated reservoir computing system efficiently handles temporal data, reducing similar to 53% of network resources with only similar to 0.17%p accuracy drop while being robust to device variations.

키워드

Reservoir computingNeuromorphic computingSpiking neural networksCharge-trapFlash memoryIntegrationARCHITECTURE
제목
Gate insulator stack engineering for fully CMOS-compatible reservoir computing
저자
Hwang, JoonPark, Min-KyuKim, JeonghyunBae, Jong-HoLee, Jong-Ho
DOI
10.1186/s40580-026-00533-5
발행일
2026-01
유형
Article
저널명
NANO CONVERGENCE
13
1